Slide 35 of 65
Notes:
Because the the BRF wired_and is associated with the signal circuit_node above, the VHDL simulator can use the BRF to determine the value to assign to circuit_node even though it has multiple active drivers.
