Slide 29 of 43
Notes:
This is the schematic and the VHDL entity description of a simple and-or-invert gate.
