VHDL Design Example

Slide 26 of 93

Notes:

This second slide of the structural description shows the declaration of a local signal to be used in connecting the components together.

Finally, the body of the architecture shows the component instantiations and how they are interconnected to each other and the outside world via the attaching of signals in their PORT MAPs.