Slide 25 of 93
Notes:
The VHDL structural description for this example is shown in this and the next slide. A number of locally defined idealized components are declared in this slide. These components are then bound to VHDL entities found in a library called gate_lib.
