Summary
Structural VHDL describes the arrangement and interconnection of components
Components can be at any level of abstraction -- low level gates or high level blocks of logic
Generics are inherited by every architecture or component of that entity
GENERATE statements create large, regular blocks of logic easily
Configurations give the designer control over the entity and architecture used for a component