Slide 84 of 93
Notes:
This is the simulation results output for the two input AND gate. The Mentor Graphics’ QuickVHDL simulator was used.
