Slide 33 of 93
Notes:
The inclusion of the GENERIC statement creates parameter to be passed on to the architectures of this entity. These parameters may be used to characterize the component by setting propagation delay, component ids, etc.
Generics are discussed further in the Structural VHDL module.
